Analysis of reliability for fault tolerant design in NANO CMOS logic circuit
DOI:
https://doi.org/10.56053/2.1.43Keywords:
Nano CMOS, Fault, ReliabilityAbstract
The emerging nano scaled electronic devices are Carbon Nanotubes (CNT), Silicon nanowires (SINW), nano CMOS switches etc. In Nano CMOS switches, the devices can be interconnected to build the nano scaled CMOS circuit. In this nano CMOS circuit, faults occur at three levels, such as gate level, circuit level and switch level. This paper focusses on the switch level faults of stuck-open or stuck-off and stuck-short or stuck-on that frequently occurs in CMOS switches. To overcome the switch level faults and to increase the reliability, the fault tolerant technique known as the Quadded Transistor (QT) structure is used. An analytical model has been formulated to determine the probability of failure by analyzing the stuck open and stuck short faults. Also, the model has been formulated by implementing QT structure for the single CMOS NAND2 gate. By the use of analytical formulations, the results has been simulated for the occurrence of minimum to maximum number of defective transistors in CMOS logic circuit.
References
-[1] A Chaudhry, J N Roy, Gate Oxide Leakage in Poly-depleted Nano-scale MOSFET: A Quantum Mechanical study, Int. J. Nanoelectronics and Materials, 4, 93-100, (2011).
-[2] I Saad, M L P Tan, M T Ahmadi, Razali, Ismail, V K Arora, The Dependence of Saturation Velocity on temperature, inversion charge and electric field in a Nanoscale MOSFET, Int. J. Nanoelectronics and Materials, 3, 17-34, (2010).
-[3] W Rao, A Orailoglu, R Karri, Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays, IEEE Comp Soci, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 216-224, (2007).
-[4] N Miskov-Zivanov and D Marculescu, Circuit Reliability Analysis using Symbolic Techniques, IEEE Trans on Computer Aided Design of Integrated Circuits and Systems, 25, 2638-2649, (2006).
-[5] J. Han, J Gao, P Jonker, Y Qi, J A B Fortes, Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics, IEEE Design & Test of Computers, 22,328-339, (2005).
-[6] V Beiu and W Ibrahim, Devices and Input Vectors are Shaping Von Neumann
Multiplexing, IEEE Trans on Nanotechnology, 10, 606-616, (2011).
-[7] P Balasubramanian and N E Mastorakis, A Standard Cell Based Voter for use in TMR
Implementation, 5th Euro Conf of Circuits Technology and Devices, 115 – 124, (2014).
-[8] T Singh, F Pasaie, R Kumar, Redundancy Based Design and Analysis of ALU Circuit Using CMOS 180nm Process Technology for Fault Tolerant Computing Architectures, Intl J of Computing and Digital Systems, 4, 53 – 62, (2015).
-[9] M Stanisavljevic, A Schmid, Y Leblebici, Optimization of nanoelectronic systems reliability under massive defect density using cascaded R-fold modular redundancy, J.Nanotechnology, 19, 465202, (2008).
-[10] M Stanisavljevic, A Schmid, Y Leblebici, Optimization of the averaging reliability technique using low redundancy factors for nanoscale technologies, IEEE Trans. On Nanotech., 8, 379–390, (2009).
-[11] M Stanisavljevic, A Schmid, Y Leblebici, “Optimization of Nanoelectronic Systems Reliability Under Massive Defect Density Using Distributed R- fold Modular Redundancy (DRMR), IEEE Comp Soci, 24th IEEE Intl Symp on Defect and Fault Tolerance in VLSI Systems, 340-348, (2009).
-[12] W Ibrahim, V Beiu, Using Bayesian Networks to Accurately Calculate the Reliability of Complementary Metal Oxide Semiconductor Gates, IEEE Trans on Reliability, 60, 538-549, (2011).
-[13] W Ibrahim, V Beiu, A Bag, Optimum Reliability Sizing for Complementary Metal Oxide Semiconductor Gates, 61, 675-686, (2012).
-[14] N Goyal, R Singla, P Goyal, Study and analysis of Universal Gates using Stacking Low Power Technique, Intl J of Computer Science and Information Technologies, 5, 4200-4204, (2014).
-[15] J Han, E Leung, L Liu, F Lombardi, A Fault Tolerant Technique using Quadded Logic and Quadded Transistors, IEEE Trans on VLSI Systems, 23, 1562-1566, (2015).
-[16] A H El-Maleh, B M Al-Hashimi, A Melouki, F Khan, Defect Tolerant N2 Transistor Structure for Reliable Nanoelectronic Designs”, IET Computers and Digital Techniques, 3, 570-580, (2009).
-[17] P Schiefer, R McWilliam, A Purvis, Fault Tolerant Quadded Logic Cell Structure with Built-in Adaptive time Redundancy”, 3rd Intl Conf on Through – Life Engineering Services, 22, 127-131, (2014).
