Analysis of reliability for fault tolerant design in NANO CMOS logic circuit. ETN [Internet]. 2018 Jan. 15 [cited 2024 Dec. 23];2(1):43-58. Available from: https://etnano.com/index.php/journal/article/view/98