“Analysis of Reliability for Fault Tolerant Design in NANO CMOS Logic Circuit”. Experimental and Theoretical NANOTECHNOLOGY 2, no. 1 (January 15, 2018): 43–58. Accessed December 23, 2024. https://etnano.com/index.php/journal/article/view/98.