“Analysis of Reliability for Fault Tolerant Design in NANO CMOS Logic Circuit”. Experimental and Theoretical NANOTECHNOLOGY, vol. 2, no. 1, Jan. 2018, pp. 43-58, https://doi.org/10.56053/2.1.43.