“Analysis of reliability for fault tolerant design in NANO CMOS logic circuit”, ETN, vol. 2, no. 1, pp. 43–58, Jan. 2018, doi: 10.56053/2.1.43.