“Analysis of Reliability for Fault Tolerant Design in NANO CMOS Logic Circuit”. 2018. Experimental and Theoretical NANOTECHNOLOGY 2 (1): 43-58. https://doi.org/10.56053/2.1.43.