Analysis of reliability for fault tolerant design in NANO CMOS logic circuit. (2018). Experimental and Theoretical NANOTECHNOLOGY, 2(1), 43-58. https://doi.org/10.56053/2.1.43