Analysis of reliability for fault tolerant design in NANO CMOS logic circuit. ETN. 2018;2(1):43-58. doi:10.56053/2.1.43